Sheet "1 ATTY, DOCKET NO. SERIAL NO. NEORMATION DISCLOSURE CITATION 10/079,811 550-318 **APPLICANT** NIGHTINGALE et al ral sheets if necessary) FILING DATE GROUP February 22, 2002 U.S. PATENT DOCUMENTS **FILING DATE** *EXAMINER SUBCLASS IF APPROPRIATE **DOCUMENT NUMBER** DATE NAME CLASS INITIAL 6,188,975 2/2001 Gay RECEIVED MAY 0 6 2002 Technology Cepter 2100 **FOREIGN PATENT DOCUMENTS** TRANSLATION DOCUMENT . DATE COUNTRY CLASS SUBCLASS YES OTHER DOCUMENTS (including Author, Title, Date, Pertinent pages, etc.) Xiao-Dong et al, "Implementation of Co-Verification Environment for Embedded System" Journal of Computer 8 Aided Design and Computer Graphics, Vol. 12, No. 10, Oct. 2000, pages 736-739 D. Nadamuni, "Co-Verification Tools: A Market Focus" Embedded Systems Programming, Vol. 12, No. 9, 3 Sept. 1999, pages 119-122 8 www.mentor.com "Core Based SoC Design System Verification Challenges" 1999 'Architecture for a Distributed Computing Environment Test Application - Harmonic" IBM Technical Disclosure 8 Bulletin, Vol. 39, No. 06, June 1996, pages 259-261

Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to application.

િ

*Examiner

1995, pages 155-164

A. Ghosh et al, "A Hardware-Software Co-Simulator for Embedded System Design and Debugging" IFIP

International Conference on Computer Hardware Description Languages and their Applications, Aug/Sep

Date Considered

8/26/05

Form PTO-FB-A820 (Also PTO-1449)

SERIAL NO. ATTY. DOCKET NO. INFORMATION DISCLOSURE **CITATION** 10/079,811 550-318 APPLICANT NIGHTINGALE et al FILING DATE GROUP several sheets if necessary) FEB 1 6 2007 2128 February 22, 2002 **U.S. PATENT DOCUMENTS** FILING DATE *EXAMINER CLASS_ SUBCLASS IF APPROPRIATE INITIAL **DOCUMENT NUMBER** DATE NAME **FOREIGN PATENT DOCUMENTS** TRANSLATION **DOCUMENT** DATE COUNTRY CLASS **SUBCLASS** YES 2000-259445 9/2000 JР ABSTRACT 1-112344 5/1989 JP ABSTRACT OTHER DOCUMENTS (including Author, Title, Date, Pertinent pages, etc.) H. Kawakita, "Scalable Design Scheme at System On-Chip Age, Final Round, Real-Time Built-in System Verification Method" Interface, Vol. 24, No. 2, 2/1998, pages 213-219. N. Koyama et al, "Testing Phase Improvement by Using OS Simulation Technique in Reactive Program Development" IPPV Study Report, Vol. 98, No. 64 (SE-120), 7/1998, pages 93-100. דטווות *Examiner **Date Considered** Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; drawin line through citation if not in conformance and not considered. Initial this form with next communication to application.